Introduction
The development of multimedia systems has increased the demand for an audio digital-to-analog converter (DAC) and the demand for low-cost, wide dynamic range and high linearity of a DAC. Because of its inherent benefit Delta-sigma modulation (DSM) is the most suitable DAC topology to satisfy these requirements. DSM can reduce the bits of input digital signal at the cost of increasing sample rate and a great many of digital circuits, but the area and the complexity of the analog part can be greatly reduced and the implement of digital circuit is very convenient by using can be decreased and that's why the topology of DSM is popular now [2] , [5] .
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A general block diagram for a sigma-delta D/A converter is depicted in Figure 1 .
It consists of four functionally different parts [1] . In the first phase, the sampling rate of the input discrete-time signal is increased using an interpolator filter. In the second phase, the noise shaper converts an n-bit input data stream into a 1-bit data stream. This data stream is converted in the third phase into an analog signal using a 1-bit D/A converter. The role of the noise sharper is to keep the noise generated by the quantization as low as possible in the baseband by shaping and moving this noise out of the baseband. The final phase consists of removing the out-of-band noise using an analog low pass filter. 
Interpolator Architecture
The function of interpolation filter is to raise the sampling frequency to oversampling rate (OSR * f s ) and to suppress the spectral replicas centered at f s , 2f s , …, (OSR-1) f s .
Due to the high sampling rate, the pass-band and transition band are extremely narrow compared to the Nyquist bandwidth of the output signal, which means a single stage FIR filter to achieve 128x OSR has to be of exceedingly high order, so a multi-stage structure is preferred to reduce the computation complexity.
Figure 2 Interpolation Filter
The architecture of the 128x interpolation filter is shown in Figure 2 . It is a multistage filter. The first two half-band filters increase the sampling rate of the signal by four times. The last stage is comb filter to provide 32 times sampling rate for input signals leading to overall interpolation ratio as 128x.
Half Band Filter
Half band filters can be used for signal oversampling by 2 (x2) In the implementation of the multistage interpolation we chose the specification as per Table I . Designing of the first & second stage Half Band filter is done with the mfilt of MATLAB. Similarly the CIC filter of the OSR 32 is achieved with the mfilt command. The three filters is then cascaded and the relevant VHDL code is generated with the generateHDL (HDL Coder) in MATLAB.
Implementation
The VHDL code is exported to the Xilinx ISE 13.1 where the code is synthesized to get the hardware requirement for the proposed 128x interpolator. 
Experimental Results
The complete design has been prepared with MATLAB & Xilinx ISE 13.1. The
Coefficients generation of each filter is generated using the MATLAB and then the VHDL code is generated with the help of HDL Coder. Generated VHDL code is synthesized for the XILINX SPARTAN6. The designed interpolator is implemented for XILINX VERTEX 7, device XC7VX330T, package FFG1157 with speed grade -3. utilized to achieve the design.
The optimization can be performed so that the overall interpolator contains no general multipliers. This is achieved by using hardware efficient FIR filters in a tapped cascaded interconnection of identical sub-filters, which requires no multipliers.
Further area optimization is achieved by the multiplier less CSD encoding.
